

## NS4205 User Manual V1.1

Shenzhen Naxinwei Technology Co.

February 2012



**table of contents table of contents**

|           |   |           |
|-----------|---|-----------|
| <b>1</b>  | <b>Function Description</b> .....                     | <b>5</b>  |
| <b>2</b>  | <b>Key Features</b> .....                             | <b>5</b>  |
| <b>3</b>  | <b>Fields of application</b> .....                    | <b>5</b>  |
| <b>4</b>  | <b>Typical Application Circuit</b> .....              | <b>5</b>  |
| <b>5</b>  | <b>Limit parameters</b> .....                         | <b>6</b>  |
| <b>6</b>  | <b>Electrical Characteristics</b> .....               | <b>6</b>  |
| <b>7</b>  | <b>Chip Pin Description</b> .....                     | <b>7</b>  |
| 7.1       | Pin Assignment Diagram.....                           | 7         |
| 7.2       | Pin Function Description.....                         | 8         |
| <b>8</b>  | <b>NS4205 Typical Reference Characteristics</b> ..... | <b>8</b>  |
| <b>9</b>  | <b>NS4205 Application Notes</b> .....                 | <b>12</b> |
| 9.1       | Chip Basic Structure Description .....                | 12        |
| 9.2       | NS4205 Operating Modes.....                           | 13        |
| 9.3       | EMI Enhancement Technology.....                       | 13        |
| 9.4       | Efficiency.....                                       | 14        |
| 9.5       | Protection Circuit.....                               | 14        |
| <b>10</b> | <b>NS4205 Application Notes</b> .....                 | <b>14</b> |
| <b>11</b> | <b>Chip Packaging</b> .....                           | <b>15</b> |
| 11.1      | SOP16 Package Dimensional Drawing .....               | 15        |

## Table of Contents

|   |    |
|---|----|
| Figure 1 Typical NS4205 Application Circuit.....            | 5  |
| Figure 2 SOP16 Package Pin Assignment (top view).....       | 7  |
| Figure 3 NS4205 Block Diagram.....                          | 12 |
| Figure 4 EMI Test Spectrum.....                             | 14 |
| Figure 5 NS4205 with Magnetic Bead Application Circuit..... | 14 |
| Figure 6 SOP16 Package Dimensions.....                      | 15 |

## Table of Contents

|  |    |
|--|----|
| Table 1 Maximum physical limits of the chip..... | 6  |
| Table 2 NS4205 Electrical Characteristics.....   | 6  |
| Table 3 NS4205 Pin Descriptions.....             | 8  |
| Table 4 NS4205 Operating Mode Settings.....      | 13 |

## 1 Functional Description

The NS4205 is a filter-less, Class D binaural audio amplifier that employs advanced technology to dramatically reduce EMI interference over the full bandwidth range, minimizing the impact on other components. The filter-less PWM modulation structure and built-in feedback resistors of the NS4205 reduces external components, PCB area, and system cost. The NS4205 has built-in over-current protection, over-temperature protection and under-voltage protection, which effectively protects the chip from being damaged under abnormal operating conditions. In addition, the new circuit design is fully optimized by spread spectrum technology, and the efficiency of up to 90% is more suitable for portable audio products.

The NS4205 is available in a SOP16 package and is rated for operation over the -40°C to 85°C temperature range.

## 2 Main characteristics

- 3W Output Power (V<sub>dd</sub>=5.0V, R<sub>L</sub>=4Ω)
- 0.2% THD (0.5W output power, 5V supply)
- Excellent full bandwidth EMI suppression
- 90% efficiency
- High PSRR: -80dB (217Hz)
- Operating voltage range: 3.0V to 5.25V
- Over-current protection, overheating protection, under-voltage protection
- SOP16 package

## 3 Application Areas

- Low voltage sound system

## 4 Typical Application Circuit




Figure 1 Typical NS4205 Application Circuit

## 5 limit parameter

Table 1 Maximum physical limits of the chip

| parameters             | minimum value | maximum values  | unit (of measure) | clarification     |
|------------------------|---------------|-----------------|-------------------|-------------------|
| Supply Voltage         | 2.8           | 5.5             | V                 |                   |
| Storage temperature    | -65           | 150             | °C                |                   |
| Input Voltage          | -0.3          | V <sub>DD</sub> | V                 |                   |
| ESD Voltage Resistance | 4000          |                 | V                 |                   |
| temperature of a bond  | 150           |                 | °C                |                   |
| operating temperature  | 40            | 85              | °C                |                   |
| thermal resistance     |               |                 |                   |                   |
| $\theta_{JC}$ (SOP16)  |               | 20              | °C/W              |                   |
| $\theta_{JA}$ (SOP16)  |               | 80              | °C/W              |                   |
| welding temperature    |               | 220             | °C                | Within 15 seconds |

**Note:** The operating performance of the chip is not guaranteed outside the limits or under any other conditions.

## 6 Electrical Characteristics

Limiting conditions: (T<sub>amb</sub> = 25°C)

Table 2 NS4205 Electrical Characteristics

| notation          | parameters                     | test condition  | minimum value | standard value | maximum values | unit (of measure) |
|-------------------|--------------------------------|---|---------------|----------------|----------------|-------------------|
| V <sub>DD</sub>   | Supply Voltage                 |   | 3.0           |                | 5.25           | V                 |
| I <sub>DD</sub>   | Power supply quiescent current | V <sub>DD</sub> = 3.6V.<br>V <sub>IN</sub> = 0V, No load                        |               | 10             |                | mA                |
|                   |                                | V <sub>DD</sub> = 5.0V.<br>V <sub>IN</sub> = 0V, No load                        |               | 12             |                | mA                |
| I <sub>MUTE</sub> | Standby Current                | V <sub>DD</sub> = 3.6V, V <sub>IN</sub> = 0V<br>V <sub>MUTE</sub> = 0V, No load |               | 8              |                | mA                |
|                   |                                | V <sub>DD</sub> = 5.0V, V <sub>IN</sub> = 0V<br>V <sub>MUTE</sub> = 0V, No load |               | 10             |                | mA                |
| I <sub>SD</sub>   | Off Leakage Current            | V <sub>SD</sub> = 0V  |               | 1              | 20             | μA                |
| V <sub>OS</sub>   | Output Offset Voltage          |   |               | 10             | 40             | mV                |
| R <sub>O</sub>    | output resistance              |   |               | 3              |                | KΩ                |
| PSRR              | Power Supply Rejection Ratio   | 217Hz   |               |                | -80            | dB                |
|                   |                                | 20KHz   |               |                | -72            | dB                |
| CMRR              | Common mode rejection ratio    |   |               | -70            |                | dB                |
| f <sub>SW</sub>   | modulation frequency           | V <sub>DD</sub> = 3V to 5.25V   |               | 450            |                | kHz               |
| η                 | efficiency                     | P <sub>O</sub> = 1.5W.<br>R <sub>L</sub> = 4Ω, V <sub>DD</sub> = 3.6V           |               | 90             |                | %                 |
|                   | logical console                |   |               |                |                |                   |

|                     |                             |   |  |     |   |
|---------------------|-----------------------------|---|--|-----|---|
|                     |                             | THD = 10%,<br>f=1KHz, R <sub>L</sub> =4Ω                      |  | 3.0 | <b>Class-D Audio<br/>Amplifier</b> <sup>W</sup> |
|                     |                             | THD=1%,<br>f=1KHz, R <sub>L</sub> =8Ω                         |  | 1.3 | W   |
|                     |                             | THD=10%,<br>f=1KHz, R <sub>L</sub> =8Ω                        |  | 1.8 | W   |
| THD+N               | Total Distortion<br>+ Noise | 20Hz≤f≤20KHz<br>R <sub>L</sub> = 4Ω/8Ω, P <sub>O</sub> = 0.5W |  | 0.2 | %   |
| Stereo<br>Isolation | stereo<br>separation        | R <sub>L</sub> =4Ω, P <sub>O</sub> =0.5W                      |  | -80 | dB  |
| SNR                 | signal-to-noise<br>ratio    | R <sub>L</sub> =4Ω, P <sub>O</sub> =1.5W                      |  | 80  | dB  |

## 7 Chip Pin Description

### 7.1 Pin Assignment Diagram






Figure 2 Pin Assignment Diagram for SOP16 Package (top view)







## 7.2 Pin Function Description







Table 3 NS4205 Pin Descriptions







| notation | pin number | descriptive                             |
|----------|------------|---|
| VoLP     | 1          | Positive left channel output            |
| PGND     | 2          | powerfully                              |
| VoLN     | 3          | Left channel output negative            |
| PVDD     | 4          | Power Supply Input                      |
| /MUTE    | 5          | Standby control, active low (standby)   |
| VDD      | 6          | Power Input                             |
| INL      | 7          | Left channel input                      |
| Bypass   | 8          | bypass capacitor                        |
| VDD      | 9          | Power Input                             |
| INR      | 10         | Right channel input                     |
| GND      | 11         | POWER GROUND                            |
| /SD      | 12         | Shutdown control, active low (shutdown) |
| PVDD     | 13         | Power Supply Input                      |
| VoRN     | 14         | Negative right channel output           |
| PGND     | 15         | powerfully                              |
| VoRP     | 16         | Positive right channel output           |


## 8 NS4205 Typical Reference Characteristics



**3W Dual Channel  
Class-D Audio  
Amplifier**


**3W Dual Channel  
Class-D Audio  
Amplifier**


**3W Dual Channel  
Class-D Audio  
Amplifier**




## 9 NS4205 Application Notes

### 9.1 Description of the basic structure of the chip

The NS4205 is a filter-less, Class D, two-channel audio amplifier. The NS4205 is a filter-less, Class D bi-channel audio amplifier with integrated feedback resistors for each channel. The gain of the amplifier can be set peripherally by the input resistors, and the BTL outputs. The block diagram is shown below:




Figure 3 NS4205 Block Diagram

## 9.2 NS4205 Operating Modes

The operating modes of the NS4205 are set via pins /SD and /MUTE as follows

Table 4 NS4205 Operating Mode Settings

| /SD                | /MUTE              | operating mode        |
|--------------------|--------------------|-----------------------|
| your (honorific)   | your (honorific)   | Normal Operating Mode |
| your (honorific)   | lower (one's head) | standby mode          |
| lower (one's head) | Low/High           | Low power shutdown    |

### Bridge Output Mode

The gain of the internal modulation stages is 20. The total gain per channel is  $A_v = 240K/R_i$ .

### Input Capacitance $C_i$ and Input Resistance $R_i$ Selection

The input capacitor and input resistor form a high-pass filter. Excessive input capacitance with a cutoff frequency of  $f_{-3dB} = \frac{1}{2\pi R C}$  increases into

cost and increase area, which is very unfavorable for cost and area constrained applications. Obviously, it is important to determine how much capacitance to use to accomplish coupling. In fact, in many applications, speakers are not capable of reproducing low frequency speech below 100Hz-150Hz, so using large capacitance does not improve system performance. In addition to system performance considerations, the suppression of switching/toggle noise is affected by the capacitance. If the coupling capacitance is large, the delay in the feedback network is large, resulting in pop noise, which can therefore be reduced by a small coupling capacitance.

### Bypass Capacitance $C_b$ Selection

$C_b$  determines the stability of the NS4205's static operating point, so its value is critical when turning on input signals with bursts. the larger  $C_b$  is, the slower the chip's output tilts to the static DC voltage (i.e.,  $V_{DD}/2$ ), and the smaller the bursts will be when turning it on. 1uF of  $C_b$  gives a shutdown function that has both less ticking and less bursting. A  $C_b$  of 1uF results in a shutdown function with less "ticking" and less "popping".

### Power supply filter capacitor selection

In the application of amplifiers, the bypass design of the power supply is important, especially for the noise performance and supply voltage rejection of the application program

The design requires the filter capacitor to be as close as possible to the power supply pin of the chip. The design requires that the filter capacitors be placed as close as possible to the power supply pin of the chip. A typical capacitor is a 100uF electrolytic capacitor with a 0.1uF ceramic capacitor.

### Low power shutdown function

When the /SD pin is low, the chip is in a shutdown low-power state. There is an internal pull-up resistor, and the /SD pin can be left open.

### Standby state control function

When the /SD pin level is high and the /MUTE pin level is low. The chip enters the standby state. There is an internal pull-up resistor, and the /MUTE pin can be suspended.

## 9.3 EMI Enhanced Technology

The NS4205 has built-in EMI enhancement technology. Using advanced technology, EMI

interference is greatly reduced over the full bandwidth range, minimizing the impact on other components. This is shown in the figure below.




Figure 4 EMI Test Spectrum

## 9.4 efficiency

The NS4205 utilizes extended spectrum technology to fully optimize the circuit design of the new Class D amplifier for improved efficiency. Efficiencies of up to 90% are ideal for portable audio products.

## 9.5 protection circuit

When the chip experiences a short circuit between an output pin and power or ground, or a short circuit fault between outputs, the overcurrent protection circuit shuts down the chip to prevent it from being damaged. After the short circuit fault is removed, the NS4205 automatically resumes operation. The chip is also shut down when the temperature of the chip is too high. After the temperature drops, the NS4205 continues to work normally. When the supply voltage is too low, the chip will also be shut down, and after the supply voltage is restored, the chip will start again.

## 10 NS4205 Application Notes

1. Amplifier output to the speaker alignment, connecting lines as short as possible, as wide as possible, and output wiring, connecting lines as far away as possible from sensitive signal lines and circuits.
2. The decoupling capacitor of the power supply pin of the amplifier is as close as possible to the chip pin. The power and ground wires should be connected in a star pattern.
3. Beads and capacitors can be added to the outputs. The beads and capacitors should be placed as close to the chip pins as possible. The following is a reference circuit for the NS4205 application design with beads added:





Figure 5 NS4205 with magnetic bead application circuit

## 11 Chip Packaging

### 11.1 SOP16 Package Dimensions



| Symbol   | Dimensions Millimeters |        |
|----------|------------------------|--------|
|          | Min                    | Max    |
| A        | 1.350                  | 1.750  |
| A1       | 0.100                  | 0.250  |
| A2       | 1.350                  | 1.550  |
| B        | 0.330                  | 0.510  |
| C        | 0.190                  | 0.250  |
| D        | 9.800                  | 10.000 |
| E        | 3.800                  | 4.000  |
| E1       | 5.800                  | 6.300  |
| e        | 1.270(TYP)             |        |
| L        | 0.400                  | 1.270  |
| $\theta$ | 0°                     | 8°     |

Figure 6 SOP16 Package Dimensions

Disclaimer: Shenzhen Naxinwei Technology Co., Ltd. reserves the right to modify the product information and product specifications at any time and without notice, the interpretation of this manual belongs to Shenzhen Naxinwei Technology Co.